※ 考生請注意：本試題可使用計算機
1．（a）Find the input and output resistances．Notice that when determining $R_{\text {out，}}, v_{i}$ should be removed（or shorted）．（10分）

（b）Find the Thevenin and Norton equivalent circuits between terminals 1 and 2 ．（ 5 分）


2．（1）Determine the output resistance of the Wilson MOS mirror．Note that output resistances of MOS，$r_{o}$ ，cannot be ignored．（10 分）（2）Determine the current transfer ratio．Note that output resistances of MOS，$r_{o}$ ，can be ignored． （10 分）

（背面仍有題目，請繼績作答）

編號： 128
系所組別：工程科學系甲，戊，已組
考試科目：電子電路
※ 考生請注意：本試題可使用計算機
3．A commercial $\mu \mathrm{A} 741$ is employed in the noninverting configuration，$R_{1}=1 \mathrm{k} \Omega, R_{2}=9 \mathrm{k} \Omega$ ，and $C_{2}=100 \mathrm{nF}$ ． The op amp has its open－loop gain（or transfer function）as $A(s)$ ．

（a）If the op amp is ideal and has an infinite open－loop gain，$A(s)=\infty$ ，find the closed－loop gain，$G(s)$ ．（5 分）
（b）If the op amp is ideal except that its open－loop gain is finite，$A(s)=\frac{10^{4}}{1+\frac{s}{2 \pi \times 100}}$ ，find the closed－loop gain， $G(s)$. （5 分）
（c）Plot the magnitude plot of $G(s)$ in（a）．（5 分）

4．This is a limiter circuit．All diodes in forward region can be represented by a constant－voltage drop of 0.7 V ．The specified zener voltage 8.2 V is measured in breakdown region with a current of 10 mA and that $r_{z}=100 \Omega$ ， represent the zener by a piecewise－linear model．Sketch and clearly label the transfer characteristic for $-20 \mathrm{~V} \leq v_{I} \leq 20 \mathrm{~V}$ by considering three cases（a）$I_{Z K}=0 \mathrm{~mA}$（5 分）（b）$I_{z K}=20 \mathrm{~mA}$（5 分）（c） $I_{Z K}=400 \mathrm{~mA}$ ．（5 分）

※ 考生請注意：本試題可使用計算機
5．Design the circuit to obtain a dc voltage of +0.2 V at each of the drains of $Q_{1}$ and $Q_{2}$ when $v_{G_{1}}=v_{G 2}=0 \mathrm{~V}$ ．Operate all transistors at $V_{o v}=0.2 \mathrm{~V}$ and assume that for the process technology in which the circuit is fabricated，$V_{\mathrm{tn}}=0.5 \mathrm{~V}$ and $\mu_{n}$ $C_{o x}=250 \mu \mathrm{~A} / V^{2}$ ．Neglect channel－length modulation．（1）Determine the values of $R, R_{D}$ ，and the $W / L$ ratios of $Q_{1}, Q_{2}$ ， $Q_{3}$ ，and $Q_{4}$（12 分）（2）What is the input common－mode voltage range for your design？（8 分）


6．For the feedback amp，if the op amp has an open－loop gain $\mu$ and a very large input resistance，find $A_{f} \equiv I_{o} / V_{s}$ ， $A$ ，and $\beta \equiv V_{f} / I_{o}$ ．（15 分）


