




1. 如下圖所示: 在 $\omega = 5000 \text{ rad/s}$ 之情況下, 求 v_o/v_i 的大小及相位角, i.e. $|v_o/v_i| = ? \phi = ?$ (20%)



3. 下圖中設 $\beta_m = 1 \text{ mA/V}$, 利用回授(feedback)方法求: $v_o/v_s = ?$ (10%), $R_{in} = ?$ (5%), $R_{out} = ?$ (5%) (20%)




2. (a) 說明圖(a)中, i_o 和 i_i 之關係, 請以 $i_o = f(i_i, \beta)$ 之形式表示出, 設所有電晶體的 β 均一致. (10%)



圖(a)

(b) 以上圖中之結果來估計圖(b)中 I_o 和 I 之關係, i.e. $I_o = ? I$, 請繪圖略加敘述. (5%)




圖(b)

(c) 說明上圖(a)(b)線路之名稱為何, 並要用途為何? (5%)

4. 如下圖設 $V_D = 0.7 \text{ V}$, 運算放大器之飽和電壓為 $\pm 10 \text{ V}$, 請求:

- (a) 繪出 v_o/v_i 之傳輸特性曲線 (transfer characteristic) (5%)
- (b) 繪出 v_A/v_i 之傳輸特性曲線 (transfer characteristic) (5%)
- (c) 如 $v_i = 5 \text{ V} \sin(\omega t)$, 則繪圖表示 v_o . (5%)
- (d) 當 $v_i = +5 \text{ V}$ 時求 $v_o = ? v_A = ?$
當 $v_i = -5 \text{ V}$ 時, 求 $v_o = ? v_A = ?$ (5%)



5. 請用 1 個 AND gate 及 3 個 clocked JK Flip-Flop 設計 - modulo 5 之 Counter. (20%)

