

(乙)

## 國立成功大學 79 學年度醫工所入學考試(電子學 試題) 共 2 頁 第 1 頁

- 一. (1) 對圖 1 之 Switched Capacitor 電路而言, 試繪出  $\phi$  及  $\bar{\phi}$  之控制訊號波形  
 (2) 其所代表的一般電路之電路圖.

- (2) 試繪出圖 2 電路的等效 Switched Capacitor 電路.

(15%)




圖 1.





圖 2.

二.

(15%)




對左圖之 Wien-Bridge Oscillator 請問, 試:

- (1) 產生振盪頻率  
 (2) 求出  $R_1/R_2$  之最.1. 比值.

三.

(20%)

左圖中之電晶体  $Q_1$  與  $Q_2$  特性相同, 其  $\beta_0 = 250$ ,  $V_A = 125V$   
 $f_T = 400MHz$ ,  $C_{\mu} = 0.5 pF$ ;  $I_{CQ_1} = 5 \mu A$ ,  $I_{CQ_2} = 250 \mu A$ .

- (1) 當  $\omega = 0$  時, 試求  $R_i$ ,  $R_o$  与  $V_o/I_s$


- (2) 若 Dominant Pole frequency 為  $10Hz$ , 試求  $C_C$ .

[註]  $\beta_0$  = ac CE forward short-circuit current gain.  
 $C_{\mu}$  = depletion region capacitance of the reverse-biased  
 CB junction.  $V_A$  = Early Voltage

$f_T$  = the frequency at which the CE short circuit current has unit magnitude.

四.

(20%)



- (1) 在圖電路中, 若起始狀態為  $Q_0=0, Q_1=0, Q_2=1$ , 試列出每一 Clock pulse 級入之後  
 $Q_0, Q_1, Q_2, J_2, K_2$  之狀態變化表且問  
 間經過多少 Clock pulse 之後才會完成  
 一個循環? (亦即左圖為幾位數字  
 的 Counter )

222

- (2) 若起始狀態為  $Q_0=0, Q_1=1, Q_2=0$ , 請重作 (1) 之問題.


五. Use a multiplexer to generate the Combinational-logic equation

$$Y = \overline{DCBA} + D\overline{CB}A + D\overline{C}B\overline{A} + \overline{D}\overline{C}B\overline{A} + DC\overline{BA} + \overline{D}C\overline{B}A + DC\overline{B}\overline{A} + \overline{D}C\overline{B}\overline{A}$$

- (15%) How many data inputs are needed? Find the values of the data inputs X.

(乙)

國立成功大學 79 學年度醫工所入學考試(電子學 試題)共二頁 第 2 頁



(a) A sinusoid  $V_i(t) = 3 + 2 \sin \omega t$  is applied to a diode network whose voltage transfer characteristic is denoted by A. Sketch the output waveform  $v_o(t)$  for one cycle.

(b) What changes would you expect in the output waveform if B is the voltage transfer characteristic of the network?

(c) Using ideal diodes, design a circuit having the A characteristic.