編號: 206

系所組別:電機資訊學院-微電、奈米聯招 考試科目:固態電子元件

考試日期:0211,節次:2

## 第1頁,共2頁

※考生請注意:本試題可使用計算機。請於答案卷(卡)作答,於本試題紙上作答者,不予計分。 Useful constants: electron charge = 1.6x10<sup>-19</sup> C kT = 0.0259 eV Permittivity of free space  $\epsilon_0$  = 8.85x10<sup>-14</sup> F/cm Silicon (Si): Electron affinity  $\chi$  = 4.01 V Bandgap energy = 1.12 eV Dielectric constant = 11.7  $N_c$  = 2.8x10<sup>19</sup> cm<sup>-3</sup>  $N_v$  = 1.04x10<sup>19</sup> cm<sup>-3</sup>  $n_i$  = 1.5 x 10<sup>10</sup> cm<sup>-3</sup> Oxide (SiO<sub>2</sub>) dielectric constant = 3.9

1. Fig. 1 shows the Fermi-Dirac distribution  $f_{FD}$  as a function of energy E at different temperature. Which curve display the distribution at the highest temperature (3%)? Please explain why the distribution is different in energy at different temperature (5%)? How to define Fermi level at absolute zero degree (3%)? How to define Fermi level at absolute zero degree (3%)?







3. Fig. 3(a) plots the valence band structure of a semiconductor for a given direction k. Please explain which band (V1 and V2) exhibits the lighter effective mass in k direction (4%). Considering a constant energy surface of the conduction band minimum in k-space as shown in Fig. 3(b). If electrons can occupy this valley, at which direction electrons exhibit the heaviest effective mass (4%)?



## 國立成功大學 104 學年度碩士班招生考試試題

系所組別:電機資訊學院-微電、奈米聯招 考試科目:固態電子元件 第2頁,共2頁

編號: 206

考試日期:0211,節次:2

4. Considering a degenerately-doped tunnel diode ( $p^{++}n^{++}$  junction), Fig. 4 shows the current-voltage characteristics and corresponding band diagrams at different bias V conditions. Please draw the missing band diagram at V = 0 V for (a, 8%) and reverse bias for (e, 8%). Please clearly indicate the Fermi level E<sub>F</sub>, conduction E<sub>C</sub> and valence E<sub>V</sub> edges.



- 5. Consider an MOS capacitor with aluminum gate, gate oxide of  $t_{ox} = 2.2$  nm, and p-type silicon substrate of  $N_a = 10^{16}$  cm<sup>-3</sup>. Assume low frequency operation. When the substrate is biased in the strong inversion region, (a) calculate space charge (depletion region) width (10%) and (b) calculate (estimate) the capacitance value (in F/cm<sup>2</sup>) of the MOS capacitor. (10%)
- 6. For an npn bipolar transistor with base width  $x_{B0} = 0.65 \ \mu\text{m}$ ,  $N_E = 8 \ x \ 10^{17} \ \text{cm}^{-3}$ ,  $N_B = 2 \ x \ 10^{16} \ \text{cm}^{-3}$ , and  $N_C = 5 \ x \ 10^{15} \ \text{cm}^{-3}$ . Neglect the B-E space charge width. Find the punch-through voltage. (10%)(Hint: think about the depletion region of the pn junction.)
- 7. Consider an MOS device with p-type silicon substrate with doping  $N_a = 2 \times 10^{16} \text{ cm}^{-3}$ . For an n<sup>+</sup>-polysilicon gate, find the work function difference ( $\phi_{ms}$ ). (10%)
- 8. Ignore  $C_{\mu}$ ,  $C_s$ ,  $r_{\mu}$ ,  $C_{je}$ , and  $r_o$  in the simplified hybrid-pi equivalent circuit. Given  $r_{\pi} = 2.6 \text{ k}\Omega$  and  $C_{\pi} = 4 \text{ pF}$ , calculate the frequency at which the small-signal current gain decreases to  $1/\sqrt{2}$  of its low-frequency value as shown in Fig. 5. (f = ? MHz) (10%)

