

資訊工程研究所

PART I

- ① 分別說明 CPU 進入 ① Fetch cycle ② Execution cycle ③ Interrupt cycle 時所執行的工作 (operations)
6%
- ② 為什麼 % interfaces 常需要配備二個或二個以上的 Data Buffer 來傳送 (transmit) 或接收 (Receive) Data? 請以 serial % interface 為例說明之。
4%
- ③ 為一個具有 single bus organization 的 CPU 設計 5 個的 General Purpose register 的線路, 請以一個 bit 為例畫出其詳細線路圖。
8%
- ④ 說明 Subroutine 和 Interrupt Service Routine 的異同點
6%
- ⑤ 在 common bus 的 Multiprocessor System 中為什麼每個 processor 需要有 bus Lock 的能力? 請舉例說明之
6%
- ⑥ 比較下列各組名詞的差異
12%
- ① Half duplex, Full duplex
 - ② Asynchronous Transmission, Synchronous Transmission
 - ③ tightly coupling, loosely coupling
 - ④ Hardwired control, Microprogrammed control
- ⑦ 考慮具有 2 種 state 的 CPU, 請舉出 5 個不同的 privileged instructions
3%
- ⑧ 請舉 2 種 CPU 與 % 之間的不同步方法, 並說明之。
5%

PART II.

1. A binary multiplier that multiplies two 4-bit numbers $m_3m_2m_1m_0$ and $q_3q_2q_1q_0$.
 - (a) Use logic circuit to implement this array multiplier. Find the output functions and draw the logic circuit diagram. (8%)
 - (b) Use a ROM to implement this multiplier, and explain your circuit including the ROM content in detail. (8%)
2. Design a synchronous 2-4-2-1 BCD count-up counter using JK flip-flop. (use A,B,C,D as the FF's name)
 - (a) Obtain the excitation table of this counter. (4%)
 - (b) Derive the flip-flop input functions of this counter. (12%)
 - (c) Draw the logic circuit of (b). (2%)
3. Using JK flip-flop to design a typical stage of an accumulator that performs the following microoperations: (16%)

$P_1: A \leftarrow A+B$	Add B to A
$P_2: A \leftarrow 0$	Clear A
$P_3: A \leftarrow \bar{A}$	Complement A
$P_4: A \leftarrow A \wedge B$	And B to A
$P_5: A \leftarrow A \vee B$	OR B to A
$P_6: A \leftarrow A \oplus B$	Exclusive-OR B to A.