

本試題是否可以使用計算機： 可使用， 不可使用（請命題老師勾選）

- If the forward transit-time τ_F must equal 7.5ps for a particular communications IC to get the maximum frequency response of Si BJT. The parameters of the device: Si dielectric constant $\epsilon_{Si} = 11.7 \times 8.85 \times 10^{-14}$ F/cm, $q = 1.6 \times 10^{-19}$ coul., $n_i^2 = 2 \times 10^{20} \text{ cm}^{-3}$, $kT/q = 25 \text{ mV}$, $V_{BE} = 0.7 \text{ V}$, $\ln 2 = 0.693$, $\ln 5 = 1.609$. (20%)

 - What is the required effective (neutral) base width W (in unit of nm)? Assuming that the electron diffusivity in the base is $D_{nB} = 10 \text{ cm}^2/\text{s}$.
 - Assuming all pn junctions are abrupt. If the collector and base doping concentration are $N_{dC} = 2 \times 10^{16} \text{ cm}^{-3}$ and $N_{dB} = 10^{17} \text{ cm}^{-3}$ and the collector-emitter bias is $V_{CE} = 3 \text{ V}$ for part (a), find the distance W' , which is defined as the distance between the edge of the emitter-base depletion region at the base side and the location of the base/collector junction.
- A MOS amplifier was shown as Fig.1. Please find the R_{in} , R_{out} , and voltage gain. The current source is for DC bias only. Q1 and Q2 have small signal parameters as follows: the transconductances are g_{m1} for Q1 and g_{m2} for Q2, respectively. (20%)




Fig.1

- Assume the resistance of the input signal generator is negligibly small; the signal voltage at the gate of Q2 is zero. Analyze the high frequency response of the CMOS amplifier as shown in Fig. 2. The DC bias current is $100 \mu\text{A}$. For Q1, $\mu_n C_{ox} = 90 \mu\text{A}/\text{V}^2$, $V_A = 12.8 \text{ V}$, $W/L = 100 \mu\text{m}/1.6 \mu\text{m}$, and $C_{gs} = 0.2 \text{ pF}$, $C_{gd} = 0.015 \text{ pF}$ and $C_{db} = 20 \text{ fF}$. For Q2 and Q3, $\mu_n C_{ox} = 30 \mu\text{A}/\text{V}^2$, $|V_A| = 19.2 \text{ V}$, $C_{gd} = 0.015 \text{ pF}$ and $C_{db} = 36 \text{ fF}$. There is 0.3 pF stray capacitance between the common drain connection and ground. (20%)

 - g_m for Q1 is :
 (A) 0.106 mA/V (B) 0.053 mA/V (C) 1.06 mA/V (D) 0.212 mA/V
 - The output resistance of the amplifier is

(背面仍有題目,請繼續作答)

本試題是否可以使用計算機： 可使用， 不可使用（請命題老師勾選）

- (A) 128KΩ (B) 192kΩ (C) 320KΩ (D) 76.8KΩ
- (3) The low frequency voltage gain A_v :
 (A) -203V/V (B) -81.4V/V (C) -106V/V (D) -135V/V
- (4) The frequency of the unity gain is:
 (A) 11.25GHz (B) 4.75GHz (C) 2.38GHz (D) 5.65GHz
- (5) The frequency of the pole (3dB) is:
 (A) 24.1MHz (B) 2.41MHz (C) 550kHz (D) 5.37MHz




Fig.2

4. For the TTL gate shown in Fig.3, if the inputs are obtained from the outputs of similar gates and $h_{FE}(\min)=20$, $h_{FE1} = 0.5$, $V_{BE(\text{act})}=0.7\text{V}$, $V_{BE(\text{sat})}=0.8\text{V}$ (20%)
- When all inputs are high, find the state of each transistor and all currents and voltages of the circuit.
 - Repeat (a) if at least one input is low.
 - Calculate the maximum fan-out for proper operation.

本試題是否可以使用計算機： 可使用， 不可使用（請命題老師勾選）




Fig.3

5. Fig. 4 shows the corresponding layout of the CMOS circuit. (20%)
- Draw the circuit diagram of the Fig.4.
 - Assume $V_{DD}=5V$ and electron and hole mobility $\mu_n=600\text{ cm}^2/V\text{sec}$, $\mu_p=250\text{ cm}^2/V\text{sec}$. If the channel lengths and widths of the two devices are as shown in the figure, determine the inverter switching threshold (V_{th}), V_A and V_B .
 - What is the voltage gain of this circuit at $V_{OUT}=V_{IN}$?
 - Explain why $(W/L)_p \neq (W/L)_n$?

(背面仍有題目,請繼續作答)

本試題是否可以使用計算機： 可使用， 不可使用（請命題老師勾選）




Fig. 4